

# C550 ICL Schematics

## RESISTOR

Symbol name	Value	Tolerance (J: 5%, F: 1%, D: 0.5%, B: 0.1 %)	Rating 0402=> 1/16W, 25V 0603 => 1/16W, 75V 0805 => 1/10W, 100V	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
10KR3	10K Ohm	If no letter, it means J: 5%	1/16W, 75V	0603
33D3R5	33.3 Ohm	If no letter, it means J: 5%	1/10W, 100V	0805
1KR3F	1K Ohm	F: 1%	1/16W, 75V	0603

The naming rule is value + R + size + tolerance  
For the value, it can be read by the number before R. (R means resistor)  
For the tolerance, it can be read from the last letter.  
For the rating, we don't show on the symbol name.  
For the size, R2=>0402, R3=>0603, R5=>0805,....

## CAPACITOR


Symbol name	Value	Tolerance (M: +/-20, K: +/-10, Z: +80/-20)	Rating	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
SCD1U10V2MX-1	0.1uF	M/X5R	10V	0402
SC10U6D3V5MX	10uF	M/X5R	6.3V	0805
SC2D2U16V5ZY	2.2uF	Z/Y5V	16V	0805

The naming rule is  
Capacitor type + value + rating + size + tolerance + material  
SCD1U10V2MX-1  
SC=> SMT Ceramic, TC=> POS cap or SP cap  
D1U => 0.1uF  
10V => the voltage rating is 10V  
2=> 0402, 3=>0603, 5=>0805  
M=>tolerance M, K, Z  
X=> X7R/X5R, Y=> Y5V  
-1 => symbol version, nonsense to EE characteristic

DY	DUMMY, NOT ASM
DDP/ SDP	Memory down BOM Control
DDR4_CTRL	Memory down BOM Control
MEM_IDx_x	Memory ID for SW Team (BOM Control)
PCB_ID	PCB ID for SW Team (PCB version)
SKU_ID	SKU ID for SW Team (Model ID)
DIS	GPU
PSL/ Non PSL	Support / Non Support KBC Power Switched Logic
AOU/Non AOU	USB port AOU function
EMC/DY-EMC	EMI team suggest
Wlan PS/ Wlan Non-ps	Support WLAN type
SHARE NON_SHARE	SPI ROM BOM Control


C550 ICL Block Diagram

Project code: LC55-14C  
4PD0K1010001  
LC55-15C  
4PD0K101B001  
PCB P/N: 19792  
Revision: SC



PCB Layer Stackup	
L1: Signal	
L2: GND/POWER	
L3: Signal	
L4: Signal	
L5: GND/POWER	
L6: Signal	
L7: GND/POWER	
L8: Signal	
Battery Charger/Selector	
BQ25710RSNR-GP	44
20V_IN	19V_DCRATOUT
SEL	
System DC/DC	
TPS51301PRIER-GP	45
TPS51305PRIER-GP	
19V_DCRATOUT	PWR_5V
	PWR_30V
CPU_VCORE	
RT3672EBQGW-1-GP	46
1V_CPU_CORE	
AOE6936	47
19V_DCRATOUT	1V_CPU_CORE
DC/DC VCCAUX	
MP2941BGL-C669-Z-GP	50
19V_DCRATOUT	10V_VCCIN_AUX
DC/DC ID2V_S3	
TPS51466JER-GP	51
19V_DCRATOUT	ID2V_S3
DC/DC 0D6V_VREF_S0	
TPS51466JER-GP	51
1V_S5	0D6V_VREF_S0
DC/DC ID8V_S5	
RT5797ALQGW-GP	53
19V_DCRATOUT	ID8V_S5
DC/DC ID05V_S5	
APW0755AQBU-TRG-1-GP	54
1V_S5	ID05V_VNN_RTPASS
	ID05V_S5_RTPASS

**(Off-Page)**



(Off-Page)

eDP

55	eDP_TX_CPU_N0	<<=====
55	eDP_TX_CPU_P0	<<=====
55	eDP_TX_CPU_N1	<<=====
55	eDP_TX_CPU_P1	<<=====
55	eDP_TX_CPU_N2	<<=====
55	eDP_TX_CPU_P2	<<=====
55	eDP_TX_CPU_N3	<<=====
55	eDP_TX_CPU_P3	<<=====
55	eDP_AUX_CPU_N	<<=====
55	eDP_AUX_CPU_P	<<=====
55	L_BKLT_EN	<<=====
55	EDP_VDD_EN	<<=====
55	L_BKLT_CTRL	<<=====
55	eDP_HPD_CPU	<<=====

Type C (USB3.1/DP/PD)


73	USB3_TCSS_TX_P0	<<=====
73	USB3_TCSS_TX_N0	<<=====
73	USB3_TCSS_RX_P0	<<=====
73	USB3_TCSS_RX_N0	<<=====
73	USB3_TCSS_TX_P1	<<=====
73	USB3_TCSS_TX_N1	<<=====
73	USB3_TCSS_RX_P1	<<=====
73	USB3_TCSS_RX_N1	<<=====
72	USB1_TCSS_AUX_P	<<=====
72	USB1_TCSS_AUX_N	<<=====
15	USB1_TCSS_RXD	<<=====
15	USB2_TCSS_RXD	<<=====
15	TBT_LSX2_VCC_CONFIG	<<=====
15	TBT_LSX3_VCC_CONFIG	<<=====

HDMI

57	HDMI_DDI_TX_N0	<<=====
57	HDMI_DDI_TX_P0	<<=====
57	HDMI_DDI_TX_N1	<<=====
57	HDMI_DDI_TX_P1	<<=====
57	HDMI_DDI_TX_N2	<<=====
57	HDMI_DDI_TX_P2	<<=====
57	HDMI_DDI_TX_N3	<<=====
57	HDMI_DDI_TX_P3	<<=====
57	HDMI_SCL_CPU	<<=====
57	HDMI_SDA_CPU	<<=====
57	HDMI_DET_CPU	<<=====

eDP

HDMI



C550





緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (DDI/EDP/TBT/TPC)

Size A3 Document Number C550-ICL Rev SC

Date: Thursday, March 05, 2020 Sheet 4 of 106


**(Off-Page)**







PCI EXPRESS STATIC LANE REVERSAL FOR ALL PEG PORTS	
CFG2	1: (DEFAULT)NORMAL OPERATION;
	0: LANE REVERSAL

DISPLAY PORT PRESENCE STRAP	
CFG4	0: ENABLED
	AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT
	1: DISABLED
	NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT


PCIE PORT BIFURCATION STRAPS	
CFG[6:5]	11: DEVICE1 FUNTION 1, DEVICE 1 FUNCTION2 DISABLED
	10: DEVICE1 FUNCTION1 ENABLED DEVICE1 FUNCTION 2 DISABLED
	01: DEVICE 1 FUNCTION 1 DISABLED, DEVICE 1 FUNCTION 2 ENABLED
	00: DEVICE 1 FUNCTION 1 ENABLED, DEVICE 1 FUNCTION 2 ENABLED



**(Off-Page)**







C550

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <b>CPU (VDDQ/VCC/VCCST)</b>		
Size A4	Document Number <b>C550-ICL</b>	Rev <b>SC</b>
Date: Thursday, March 05, 2020	Sheet 8	of 106



BLANK

C550

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
TitleCPU (RSVD)		
SizeA4	Document NumberC550-ICL	RevSC
Date: Thursday, March 05, 2020		Sheet 9 of 106


Main Func = CPU

ICL\_U42


U42  
IccMax current-10ms max = 70 A

22uF	PCS	Cap
U42	15	220uF*2

VCORE









1D8V\_VCCIN\_AUX




C550

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title CPU (POWER CAP1)		
Size A3	Document Number C550-ICL	Rev SC
Date: Thursday, March 05, 2020	Sheet 10	of 106




For VCCPLL\_OC  
pin-CG38,CG41,CG42,CG49




EMC CAPS - PLACE <4mm FROM SOC VDDQ,  
WITH EACH PAIR <12mm APART



PLACE on CPU Same Side



PLACE on BACK SIDE



C550


<b>緯創資通</b> <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>CPU (POWER CAP2)</b>		
Size A4	Document Number <b>C550-ICL</b>	Rev <b>SC</b>
Date: Thursday, March 05, 2020 Sheet 11 of 106		

M.A.TEN.1	TPAD14-OP-GP	1	TP
M.A.TEN.2	TPAD14-OP-GP	1	TP
M.A.TEN.3	TPAD14-OP-GP	1	TP















SDP & DDP SETTING

VDDQ/VDD 1uF x16





	SDPv16 8Gb	SDPv16 16Gb	SDPv16 8Gb	SDPv16 8Gb	SDPv16 16Gb	DDPv16 16Gb
	SMJ30N76432	SMJ30N76433	SMJ30N76433	SMJ30N76570	SMJ30N76441	SMJ30N76440
	Samsung	Samsung	SK Hynix	SK Hynix	Micron	SK Hynix
	HS4840E15S1C-WC	HS4840E15S1A-WC	HS4840E15S1A-WC	HS4840E15S1A-WC	MT48KDD1602E-062E	HS4840E15S1A-WC
DDR4_CTRL	R1331 R1332 R1333 R1334	OR OR OR OR	OR OR OR OR	OR OR OR OR	OR OR OR OR	240R 1% 240R 1% 240R 1% 240R 1%
SDP	R1319	AS5M	AS5M	AS5M	AS5M	DY
DDP	R1312 R1360	DY DY	DY DY	DY DY	DY DY	AS5M



BLANK

C550

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title DDR (RSVD)		
Size A4	Document Number C550-ICL	Rev SC
Date: Thursday, March 05, 2020		Sheet 14 of 106

- 3 DBG\_PMODE
- 18,25 SPI\_WP\_CPU
- 18,25 SPI\_HOLD\_CPU
- 21,61 CNV\_RGI\_DT
- 18 GPP\_C5\_ESPI\_SEL
- 3 GPP\_E6\_JTAG\_ODT
- 20 GPP\_B23\_CLK\_FREQ
- 15,19 HDA\_SDOUT\_CPU
- 18,25 SPI\_SI\_CPU
- 4 TBT\_LSX2\_VCC\_CONFIG
- 4 TBT\_LSX3\_VCC\_CONFIG
- 4 USB1\_TCSS\_RXD
- 15,19 HDA\_SDOUT\_CPU
- 20,27 HDA\_SDOUT\_CPU
- 20,61 BLUETOOTH\_EN
- 18 CPU\_SMB\_ALERT#
- 17 RETIMER\_PERST#
- 21,61 CNV\_BRI\_DT
- 3 GPP\_H2

GPIO	GPP_C5	SPI0_MOSI	GPP_E6	GPP_B23	SPI0_IO2	HDA_SDO	M.2 CNVI MODES
Schematic							
High	D	R	R	1	R	D	D
Low	E s a =default=					=default=	=default=
GPIO	TBT_LSX #0	TBT_LSX #1	TBT_LSX #2	TBT_LSX #3	SPI0_IO3	DBG_PMODE	CPU_SMB_ALERT#
Schematic							
High	3	3	3	3	R	R	E n a b l e
Low			1 v	1 v			D a b =default=
GPIO	GPP_B14	GPP_B18	GPD7	CNV_BRI_DT	GPP_H2		
Schematic							
High	E	E	R	2	1		
Low	D a b =default=	D a b =default=		3 =default=			


Original Ref.

GPP_C5	SPI_SI	GPP_E6	GPP_B23	SPI_WP	HDA_SDO	M.2 CNVI MODES	TBT_LSX #0
ESPI OR EC LESS HIGH: ESPI IS DISABLED LOW: ESPI SELECTED WEAK INTERNAL PD 20K	BOOT HALT HIGH - DISABLED LOW - ENABLED NO INTERNAL PUPD	JTAG ODT DISABLE LOW: JTAG ODT DISABLED HIGH: JTAG ODT ENABLED NO INTERNAL PUPD	CPUINBSC CLOCK FREQ HIGH: 19.2MHZ CLOCK FROM DIVIDER (DERIVED FROM 38.4MHZ CRYSTAL) LOW: 38.4MHZ CLOCK FROM DIRECT CRYSTAL (DEFAULT) WEAK INTERNAL PD 20K	CONSENT STRAP HIGH: DISABLED LOW: ENABLED NO INTERNAL PUPD	FLASH SECURITY STRAP SECURITY OVERRIDE HIGH: OVERDRIVE LOW: SECURITY FEATURES NOT OVERDRIVE WEAK INTERNAL PD 20K	M.2 CNVI MODES LOW - INTEGRATED CNVI ENABLE HIGH - INTEGRATED CNVI DISABLE NO INTERNAL PUPD	TBT_LSX #0 PINS VCCIO CONFIGURATION HIGH: 3.3V LOW: 1.8V NO INTERNAL PUPD
TBT_LSX #1	TBT_LSX #2	TBT_LSX #3	CPU_SMB_ALERT#	GPP_B14	GPP_B18	GPD7	CNV_BRI_DT
TBT_LSX #1 PINS VCCIO CONFIGURATION HIGH: 3.3V LOW: 1.8V NO INTERNAL PUPD	TBT_LSX #2 PINS VCCIO CONFIGURATION HIGH: 3.3V LOW: 1.8V NO INTERNAL PUPD	TBT_LSX #3 PINS VCCIO CONFIGURATION HIGH: 3.3V LOW: 1.8V NO INTERNAL PUPD	TLS CONFIDENTIALITY HIGH: TLS CONFIDENTIALITY DISABLE LOW: TLS CONFIDENTIALITY ENABLE WEAK INTERNAL PD 20K	TOP SWAP OVERRIDE HIGH: TOP SWAP ENABLED LOW: DISABLED WEAK INTERNAL PD 20K	NO REBOOT HIGH: NO REBOOT LOW: REBOOT ENABLED WEAK INTERNAL PD 20K	XTAL INPUT MODE LOW: XTAL INPUT MODE HIGH: XTAL INPUT MODE SINGLE ENDED WEAK INTERNAL PD 20K	XTAL SEL LOW: 3.3V (DEFAULT) HIGH: 1.8V (OPTIONAL) WEAK INTERNAL PD 20K




(Off-Page)


M.2 PCIe SSD




GFX




USB3.0 Port1



USB3.0 Port2



Card Reader



WLAN



USB2.0 TYPE-C



RGB Camera



BT




USB2.0 AOU



USB2.0




Finger Printer







PCIe Port Assignment		Share BUS
Port1	GFX	USB3.0
Port2		
Port3		
Port4		
Port5	USB3.0 Port1	USB3.0
Port6	USB3.0 Port2	
Port7	Card reader	SATA
Port8	WLAN	
Port9	M.2 SSD	
Port10		
Port11		
Port12		
Port13	N/A	
Port14	N/A	
Port15	N/A	
Port16	N/A	

USB2.0 Port Assignment	
Port1	USB2.0 TYPE-C
Port2	RGB Camera
Port3	N/A
Port4	USB2.0 AOU
Port5	USB2.0
Port6	Finger Printer
Port7	N/A
Port8	N/A
Port9	N/A
Port10	Bluetooth






C550

## (Off-Page)



add RTC\_INTRUDER# 10K PD\_20181129\_Thomas

The VCCSPI voltage (3.3V or 1.8V) is selected via a hard strap on the INTRUDER#.  
0 = SPI interface operation voltage is 3.3V (ground through a 10 kohm resistor)  
1 = SPI interface operation voltage is 1.8V (pulled up with 1 Mohm to VCCRTC)




C550

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		CPU (PMU)	
Size	Document Number	C550-ICL	
Custom			Rev SC
Date:	Thursday, March 05, 2020	Sheet	17 of 106


SPI ROM




SSD




ESPI




WLAN









CARD



GFX




OTHER



BOM Control

	X1801 (32.768KHz)	C1801(Cd)	C1802(Cg)
EPSON	082.30003.0191	15pF	15pF
SEIKO	082.30003.0301	15pF	15pF
NDK	082.30003.0221	15pF	15pF



X1802 (38.4MHz)	C1806	C1805
HARMONY	082.30040.0091	12pF
HOSONIC	082.30040.0161	12pF
TKC	082.30040.0171	12pF

FVT verify  
FVT verify  
FVT shortage

## Codec

```

27  HDA_BITCLK_CODECC
27  HDA_SYNC_CODECC
27  HDA_SDOUT_CODECC
27  HDA_SDIN0_CPU
27  HDA_RST_CODECC
15  HDA_SDOUT_CPU

```

**CNVi**

```

61  CNV_CLKREQ      <<>> _____
61  CNV_RF_RESET    <<>> _____



```

## Dmic

```
55 DMIC_SCL_CODEC_EDP << >> _____
55 DMIC_SDA_CODEC_EDP << >> _____
```

## Other

24	CPU_MS	←←	←←	←←
24	MF_FWP	←←	←←	←←



**C550**

緯創資通

# Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Issue	Page
1. The Effect of the 1994 North American Free Trade Agreement on the U.S. Economy	James H. Murray	1995	Journal of International Trade and Development	6	1	1-15
2. The Impact of the 1994 North American Free Trade Agreement on the U.S. Economy	James H. Murray	1995	Journal of International Trade and Development	6	1	16-30
3. The Effect of the 1994 North American Free Trade Agreement on the U.S. Economy	James H. Murray	1995	Journal of International Trade and Development	6	1	31-45
4. The Impact of the 1994 North American Free Trade Agreement on the U.S. Economy	James H. Murray	1995	Journal of International Trade and Development	6	1	46-60
5. The Effect of the 1994 North American Free Trade Agreement on the U.S. Economy	James H. Murray	1995	Journal of International Trade and Development	6	1	61-75
6. The Impact of the 1994 North American Free Trade Agreement on the U.S. Economy	James H. Murray	1995	Journal of International Trade and Development	6	1	76-90
7. The Effect of the 1994 North American Free Trade Agreement on the U.S. Economy	James H. Murray	1995	Journal of International Trade and Development	6	1	91-105
8. The Impact of the 1994 North American Free Trade Agreement on the U.S. Economy	James H. Murray	1995	Journal of International Trade and Development	6	1	106-120
9. The Effect of the 1994 North American Free Trade Agreement on the U.S. Economy	James H. Murray	1995	Journal of International Trade and Development	6	1	121-135
10. The Impact of the 1994 North American Free Trade Agreement on the U.S. Economy	James H. Murray	1995	Journal of International Trade and Development	6	1	136-150

**CPU (H4D/I2S/SD/DMIC)**

Size

Document Number
-----------------

## C550-ICL


Rev

SC

Date: Thursday, March 05, 2020

Sheet 19 of 106











SVT Stage									
SDRAM_ID4	SDRAM_ID3	SDRAM_ID2	SDRAM_ID1	SDRAM_ID0	Wirsron PN	Vendor	Density	Chanel	
0	0	0	0	0	SM30N76633	Samsung	8GB+8GB	A+B	SDP SKU6,SKU12
0	0	0	0	1	SM30N76641	Micron	8GB+8GB	A+B	SDP SKU14
0	0	0	1	0	SM30N76640	SK hynix	8GB+8GB	A+B	DDP SKU13
0	0	0	1	1	SM30T12056	SMART	4GB+4GB	A+B	SDP
0	0	1	0	0	SM30N76632	Samsung	4GB+4GB	A+B	SDP SKU2
0	0	1	0	1	SM30N76570	Micron	4GB+4GB	A+B	SDP SKU4,SKU5,SKU9,SKU11
0	0	1	1	0	SM30N76639	SK hynix	4GB+4GB	A+B	SDP SKU3,SKU8,SKU10
0	0	1	1	1					
0	1	0	0	0	SM30N76633	Samsung	8GB+8GB	A+B	SDP
0	1	0	0	1	SM30N76640	SK hynix	8GB+8GB	A+B	DDP
0	1	0	1	1	SM30N76632	Samsung	4GB	A	SDP SKU1,SKU7
0	1	1	0	0	SM30U97726	HT Micron	4GB	A	SDP
0	1	1	0	1	SM30N76570	Micron	4GB	A	SDP
0	1	1	1	0	SM30N76639	SK hynix	4GB	A	SDP
0	1	1	1	1	SM30N76640	SK hynix	8GB	A	DDP

SDRAM_ID4	SDRAM_ID3	SDRAM_ID2	SDRAM_ID1	SDRAM_ID0	Memory ID	Wirsron PN	Vendor	Density
R2113 R2114	R2105 R2106	R2107 R2108	R2109 R2110	R2111 R2112				
DY 10K	2.2M 2.2K	2M 2K	1.2M 1.2K	1M 1K	00000	SM30N76633	Samsung	8GB+8GB
DY 10K	2.2M 2.2K	2M 2K	1.2M 1.2K	1M 1K	00001	SM30N76641	Micron	8GB+8GB
DY 10K	2.2M 2.2K	2M 2K	1.2M 1.2K	1M 1K	00010	SM30N76640	SK hynix	8GB+8GB
DY 10K	2.2M 2.2K	2M 2K	1.2M 1.2K	1M 1K	00011	SM30T12056	SMART	4GB+4GB
DY 10K	2.2M 2.2K	2M 2K	1.2M 1.2K	1M 1K	00100	SM30N76632	Samsung	4GB+4GB
DY 10K	2.2M 2.2K	2M 2K	1.2M 1.2K	1M 1K	00101	SM30N76570	Micron	4GB+4GB
DY 10K	2.2M 2.2K	2M 2K	1.2M 1.2K	1M 1K	00110	SM30N76639	SK hynix	4GB+4GB
					00111			
DY 10K	2.2K 2.2M	2M 2K	1.2M 1.2K	1M 1K	01000	SM30N76633	Samsung	8GB+8GB
					01001			
DY 10K	2.2K 2.2M	2M 2K	1.2K 1.2M	1M 1K	01010	SM30N76640	SK hynix	8GB+8GB
DY 10K	2.2K 2.2M	2M 2K	1.2K 1.2M	1M 1K	01011	SM30N76632	Samsung	4GB
DY 10K	2.2K 2.2M	2K 2M	1.2M 1.2K	1M 1K	01100	SM30U97726	HT Micron	4GB
DY 10K	2.2K 2.2M	2M 2K	1.2K 1.2M	1M 1K	01101	SM30N76570	Micron	4GB
DY 10K	2.2K 2.2M	2M 2K	1.2K 1.2M	1M 1K	01110	SM30N76639	SK hynix	4GB
DY 10K	2.2K 2.2M	2K 2M	1.2K 1.2M	1K 1M	01111	SM30N76640	SK hynix	8GB


Value	Part Number
1K	63.10234.10L
1M	63.10534.11L
1.2K	63.12234.10L
1.2M	63.12534.10L
2K	63.20234.10L
2M	63.20534.10L
2.2K	63.22234.10L
2.2M	63.22534.10L
10K	63.10334.10L
10M	63.10634.10L

C550


(Off-Page)




Place cap within 3mm from SOC edge




Must take care this power layout and add shield GND.



Place cap within 3mm from SOC edge.



Trace width > 40mil



C550

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (PCH-LP PWR&Caps)

Size Document Number C550-ICL Rev SC

Date: Thursday, March 05, 2020 Sheet 22 of 106





C550



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**CPU (VSS)**

Size

A4

Document Number

**C550-ICL**

Rev

**SC**

Date

Thursday, March 05, 2020


Sheet

23

of

106

SSID = KBC




Model\_ID BOM Ctrl


PCB VERSION	AD(PIN)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
1	1000000	100.0K	100.0K	3.0V
2	1000000	100.0K	100.0K	3.0V
3	1000000	100.0K	100.0K	3.0V
4	1000000	100.0K	100.0K	3.0V
5	1000000	100.0K	100.0K	3.0V
6	1000000	100.0K	100.0K	3.0V
7	1000000	100.0K	100.0K	3.0V
8	1000000	100.0K	100.0K	3.0V
9	1000000	100.0K	100.0K	3.0V
10	1000000	100.0K	100.0K	3.0V

PCB VERSION

PCB VERSION	AD(PIN)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
1	1000000	100.0K	100.0K	3.0V
2	1000000	100.0K	100.0K	3.0V
3	1000000	100.0K	100.0K	3.0V
4	1000000	100.0K	100.0K	3.0V
5	1000000	100.0K	100.0K	3.0V
6	1000000	100.0K	100.0K	3.0V
7	1000000	100.0K	100.0K	3.0V
8	1000000	100.0K	100.0K	3.0V
9	1000000	100.0K	100.0K	3.0V
10	1000000	100.0K	100.0K	3.0V



Nuvoton KBC PSL Power Switched Logic




NOVO button Fun define: one key to recover OS.

KBC_NOVO_BTN	KBC_PWRBTN_BTN	Low	Low
Low	Low	Low	Low

KBC\_PWRBTN\_EC:Low



(1) 4sec: PWR Button shut down (2) 8sec: KBC reset




SSID = Flash.ROM

### SPI ROM

15,18 SPI\_WP\_CPU  
15,18 SPI\_HOLD\_CPU  
18 SPI\_CLK\_CPU  
18 SPI\_CS\_CPU\_N0  
15,18 SPI\_SL\_CPU  
18 SPI\_SO\_CPU




### 128k byte for FEROM



SSID = RBAT


18,24 RTCRST\_ON  
20 RTC\_DET#



C550

Main Func = Thermal Sensor




Close to Thermal sensor





### Close to Charger



## Close to GPU




**FAN CONN**




Layout Note:Place Close to PCH1.

To 3V/ 5V Power IC SS ENABLE




ID	Target	Function
RT2601	PU5101	1D2V_S3
RT2602	PU4801	1V_VCCGT
RT2603	PQ5201	1D05V_SUS
RT2604	PU4701	1V_CPU_CORE
RT2605	PQ4505	5V_S5
RT2606	PQ4506	3D3V_S5
RT2607	PU4404	Charger-Buck
RT2608	PU4406	Charger-Boost



PURE\_HW\_SHUTDOWN# logic table

signal name	Sys. Temp < Ref. Temp	Sys. Temp > Ref. Temp
RT_COMP_OUT	High	Low
PURE_HW_SHUTDOWN#	High	Low






C550

<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
<b>Title</b>			
<b>AUDIO (MIC I/F)</b>			
<b>Size</b> A4	<b>Document Number</b> <b>C550-ICL</b>		<b>Rev</b> <b>SC</b>
<b>Date:</b> Thursday, March 05, 2020		<b>Sheet</b> 28	<b>of</b> 106

Main Func = AUDIO




C550

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title <b>AUDIO (SPEAKER)</b>			
Size A4	Document Number <b>C550-ICL</b>		Rev. <b>SC</b>
Date: Thursday, March 05, 2020		Sheet 29	of 106




## Combo Jack



AUDIO-JK704-GP  
022.10002.0D21

## Near AUD1 (AUDIO)




## NEAR AUDIO JACK CONN





## AUDIO JACK SENSE CLOSE TO CODEC 6-10 mil trace recommend

HGND A/HGND B trace width >70mil,  
changed to sharp will be better.



## AUDIO JACK SENSE



C550

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **AUDIO (AUDIO JACK)**

Size A3 Document Number

**C550-ICL**

Rev

**SC**

Date: Thursday, March 05, 2020

Sheet 30 of 106

BLANK

C550

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>LAN (RSVD)</div>		
Size <div>A4</div>	Document Number <div>C550-ICL</div>	Rev <div>SC</div>
Date: Thursday, March 05, 2020		Sheet 31 of 106

BLANK

C550

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>LAN (RSVD)</div>		
Size <div>A4</div>	Document Number <div>C550-ICL</div>	Rev <div>SC</div>
Date: Thursday, March 05, 2020		Sheet 32 of 106

5

4

3

2

1

D

D

C

C

B

B

A

A

(Blanking)

C550

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>CARDREADER (SDIO/SD CONN)</div>		
Size <div>A4</div>	Document Number <div>C550-ICL</div>	Rev <div>SC</div>
Date: Thursday, March 05, 2020		Sheet 33 of 106

BLANK

C550

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>USB (RSVD)</div>		
Size <div>A4</div>	Document Number <div>C550-ICL</div>	Rev <div>SC</div>
Date: Thursday, March 05, 2020		Sheet 34 of 106


(Blanking)

C550

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>USB (CHARGER/SWITCH)</div>		
Size <div>A4</div>	Document Number <div>C550-ICL</div>	Rev <div>SC</div>
Date: Thursday, March 05, 2020		Sheet 35 of 106

Main Func = USB Charger



## For USB3.0 System Port1 (For AOU)




	Vendor	Vendor P/N	Wistron P/N
1st	TI	SN1702001RTER	SL50Q67167AA
2nd	TI	TPS2547RTER	074.02547.0093

SN1702001RTER is not equivalent device of TPS2546RTER



Layout Note: Close 5V\_USB1\_S5



## For USB3.0 System Port2



Layout Note: Close 5V\_USB2\_S5



C550

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title <b>USB(USB Charger)</b>		
Size A3	Document Number <b>C550-ICL</b>	Rev <b>SC</b>
Date: Thursday, March 05, 2020	Sheet 36	of 106



BLANK

C550

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>USB (RSVD)</div>		
Size <div>A4</div>	Document Number <div>C550-ICL</div>	Rev <div>SC</div>
Date: Thursday, March 05, 2020		Sheet 37 of 106

(Blanking)

C550

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>USB (RSVD)(USB Redriver/Hub)</div>		
Size <div>A4</div>	Document Number <div>C550-ICL</div>	Rev <div>SC</div>
Date: Thursday, March 05, 2020		Sheet 38 of 106

BLANK

C550

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title SEQUENCE (RSVD)		
Size A4	Document Number C550-ICL	Rev SC
Date: Thursday, March 05, 2020		Sheet 39 of 106



BLANK

C550


<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title SEQUENCE (RSVD)		
Size A4	Document Number C550-ICL	Rev SC
Date: Thursday, March 05, 2020		Sheet 41 of 106

BLANK


C550

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>INT IO (RSVD)</div>		
Size <div>A4</div>	Document Number <div>C550-ICL</div>	Rev <div>SC</div>
Date: Thursday, March 05, 2020		Sheet 42 of 106


## DCIN CONN




### Top side




## AC DET circuit



## Main Battery Connector



### Top side



C550

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title INT IO (DCIN/BATT CONN)

Size A3 Document Number C550-ICL Rev SC

Date: Thursday, March 05, 2020 Sheet 43 of 106

**PN on EE side**

24 PWR\_SMB\_SCL\_CMC ← PWR\_SMB\_SCL\_CMC

24-25 PWR\_SMB\_SDA\_CMC ← PWR\_SMB\_SDA\_CMC

**PN on EW side**

24-25 PRODOCHTY\_CPU ← PRODOCHTY\_CPUV

24 PWR\_AD\_OFF\_IC ← PWR\_AD\_OFF\_IC

24-25 PWR\_TSD0V\_IN ← PWR\_TSD0V\_IN

for typeC

24 CHGR\_P0V5\_BMAP ← CHGR\_P0V5\_BMAP

24 PWR\_IC\_BM ← PWR\_IC\_BM

24 PWR\_CHG\_B0CN ← PWR\_CHG\_B0CN












## OFFPAGE



BLANK

C550

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
TitlePOWER (RSVD)		
SizeA4	Document NumberC550-ICL	RevSC
Date: Thursday, March 05, 2020		Sheet 48 of 106

BLANK


C550

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
TitlePOWER (RSVD)		
SizeA4	Document NumberC550-ICL	RevSC
Date: Thursday, March 05, 2020		Sheet 49 of 106

The diagram illustrates the timing relationships for the PH pin. It includes the following signals and transitions:

- PH on EE Side:** A signal transition at 53 ns, labeled `PHWR_VCC0AUX_EN`.
- PH on CPU side:** A signal transition at 54 ns, labeled `PHWR_VCC0AUX_PG`.
- PH on CPU side:** A signal transition at 22.40 ns, labeled `VCC0N_AUX_VEN`.
- VCC0N\_AUX\_SENSE:** A signal transition at 22.40 ns, labeled `VCC0N_AUX_VEN`.
- VSSAUX\_SENSE:** A signal transition at 22.50 ns, labeled `VSSAUX_SENSE`.


The diagram uses dashed blue boxes to group related signals and arrows to indicate the direction of signal flow.



RCLM	CLM
0	7A
90.9K	10A
150K	13A
>230K or float	16A

RMode	Interleaving	V
0	N	S
90.9K	Y	S
150K	Y	D
>230K or float	N	D

Item	R0 sample	R1 sample
VOUT	1.65V fixed	Defined by VCCPCHCORE_VID1/VID0
RMode	0 ohm	Float
RFS	Float	Float or 150K
1Kohm bleeder	Necessary	Not necessary







BLANK

C550

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <b>POWER (RSVD)</b>		
Size A4	Document Number <b>C550-ICL</b>	Rev <b>SC</b>
Date: Thursday, March 05, 2020		Sheet 52 of 106




## OFFPAGE\_GAP






TDC=2A  
I<sub>max</sub>= 3A

OFFPAGE


PH on EE Side



OFFPAGE-GAP



Murata. 2.7mm×2.2mmX1.2mm  
DCR: 59m Ohm  
Idc : 3A , Isat : 3A



Murata. 2.7mm×2.2mmX1.2mm  
DCR: 460m Ohm  
Idc : 0.85A , Isat : 1A

C550


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title POWER (APW8738A\_VNN1D05)

Size Custom Document Number C550-ICL Rev SC

Date: Thursday, March 05, 2020 Sheet 54 of 106

56	CCD_USB20_COIN_N	↔	
56	CCD_USB20_COIN_P	↔	
24	SENSOR_LID_OPEN#	↔	
24	LID_CLOSE#	↔	
	CPU_DC_SCL_GS2	↔	
	CPU_DC_SDA_GS2	↔	
70	ISH_ANGLE_INT#	↔	
19	DMC_SCL_CODEC_EDP	↔	



1) DCBATOUT: Need 1~3 empty-pin  
from DCBATOUT to the signals or other power net.  
(Apply to TNB, LNB)


100Ω 55 MΩ

100Ω 55 MΩ


100Ω 55 MΩ

LED CLOSURE


AFTP5006  
AFTP5007  
AFTP5008  
AFTP5009  
AFTP5005

[illegible]


(Off-Page)



CCD CONN



BOT side




C550

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title <b>DISPLAY (CAMERA)</b>			
Size A4	Document Number <b>C550-ICL</b>		Rev <b>SC</b>
Date: Thursday, March 05, 2020		Sheet 56	of 106







# HDMI

## HDMI Passive Level Shifter

Close to HDMI Connector



## HDMI CONNECTOR



C550

BLANK

C550

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title DISPLAY (RSVD)		
Size A4	Document Number C550-ICL	Rev SC
Date: Thursday, March 05, 2020		Sheet 58 of 106

BLANK

C550

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title DISPLAY (RSVD)		
Size A4	Document Number C550-ICL	Rev SC
Date: Thursday, March 05, 2020		Sheet 59 of 106

BLANK

C550

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>INT IO (RSVD)</div>		
Size <div>A4</div>	Document Number <div>C550-ICL</div>	Rev <div>SC</div>
Date: Thursday, March 05, 2020		Sheet 60 of 106








BLANK

C550


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>INT IO (RSVD)</div>		
Size <div>A4</div>	Document Number <div>C550-ICL</div>	Rev <div>SC</div>
Date: Thursday, March 05, 2020		Sheet 62 of 106

**(Off-Page)**




# LED





## DC-IN




# NOVO BUTTON






24 KCOL17F[ ]  
24 KROW7F[ ]



### Follow LS1511A



### TPAD CONN



### USB3.0 Port1

16 USB1\_USB30\_RX\_N  
16 USB1\_USB30\_RX\_P  
16 USB1\_USB30\_TX\_N  
16 USB1\_USB30\_TX\_P

36 USB1\_USB20\_AOU\_N  
36 USB1\_USB20\_AOU\_P

### USB3.0 Port2

16 USB2\_USB30\_RX\_N  
16 USB2\_USB30\_RX\_P  
16 USB2\_USB30\_TX\_N  
16 USB2\_USB30\_TX\_P

16 USB2\_USB20\_N  
16 USB2\_USB20\_P

### CARD


16 CARD\_PCIE\_RX\_N  
16 CARD\_PCIE\_RX\_P  
16 CARD\_PCIE\_TX\_N  
16 CARD\_PCIE\_TX\_P

18 CARD\_CLK\_CPU\_P  
18 CARD\_CLK\_CPU\_N  
18 CARD\_CLKREQ\_CPU\_N

### Others

17,24,26,61,63,76 PLT\_RST#  
24 KBC\_PWRBTN#  
24 PWR\_LED

## MB to IO Board



USB1 USB30 -AOU

USB2 USB30

Card Reader

USB1 USB20

USB2 USB20

5V\_AUX\_S5 5V\_USB2\_S5 5V\_USB1\_S5 3D3V\_S5 3D3V\_S0

C550

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**IO BOARD CONN**

Size A4 Document Number **C550-ICL** Rev **SC**



Date: Thursday, March 05, 2020 Sheet 66 of 106

( Blanking )

C550

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>SENSOR (RSVD)(HALL-SENSOR)</div>		
Size <div>A4</div>	Document Number <div>C550-ICL</div>	Rev <div>SC</div>
Date: Thursday, March 05, 2020		Sheet 67 of 106

(Off-Page)



C550

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

DEBUG (ESPI DEBUG)

Size

Document Number

Rev

A4

C550-ICL

SC

Date:

Thursday, March 05, 2020

Sheet

68

of


106



BLANK

C550

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>SENSOR (RSVD)</div>		
Size <div>A4</div>	Document Number <div>C550-ICL</div>	Rev <div>SC</div>
Date: Thursday, March 05, 2020		Sheet 69 of 106



TABLE

CS	Mode Selection
H	I2C Mode
L	SPI Mode

Logic

TABLE for Angle Detection (U7001): Tri-axis Digital Accelerometer

P/N	ADDR_SEL1	Address
LIS2DH12TR	H L	32h(W) & 33h(R) 30h(W) & 31h(R)

Logic

TABLE of G-Sensor (U7001)

Vendor	P/N	Wistron P/N
ST	LIS2DH12TR	074.LIS2D.M001

C550










緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
SENSOR (G-SENSOR)			
Size	Document Number		Rev
A4	C550-ICL		SC
Date:	Thursday, March 05, 2020		Sheet 70 of 106

BLANK


C550

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title EXT IO (RSVD)		
Size A4	Document Number C550-ICL	Rev SC
Date: Thursday, March 05, 2020		Sheet 71 of 106






## USB Port3, Type C\_USB3.0, PD















Slave Addr	PULL-HIGH RESISTOR (R7234)	PULL-LOW RESISTOR (R7232)	VOLTAGE
addr0: 0xCC	NC	10.0K	< 0.2V
addr1: 0xCE	75K	10.0K	$\geq 0.2V$ && < 0.6V
addr2: 0xD0	33.0K	10.0K	$\geq 0.6V$ && < 1.0V
addr3: 0xD2	10.0K	10.0K	$\geq 1.0V$



Function Table		
EN1	EN0	Device State
0	0	Source and Sink paths disabled.
0	1	Sink path enabled.
1	0	Source path enabled, 1.5A
1	1	Source path enabled, 3.0A





( Blanking )

C550

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

EXT IO (TYPEC PD)

Size

A3

Document Number

C550-ICL

Date:

Thursday, March 05, 2020

Rev

SC

Sheet

74


of

106





BLANK

C550

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title EXT IO (RSVD)		
Size A4	Document Number C550-ICL	Rev SC
Date: Thursday, March 05, 2020		Sheet 75 of 106








C550





STRAP0	STRAP1	STRAP2	Wirtn PN	Vendor
L	M	L	SV20R09096	Micron
H	M	L	SV20R09095	Hynix
H	H	L	SV20T35751	Samsung





Table 4. N17S-G1 GDDR5 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	256Kx32 512Mx16	1.35V	Samsung	K4G80325FB-FC28	B-die	0x0	7 Gbps	N/A	Full	Production ready
			Samsung	K4G80325FB-FC25	B-die	0x0	8 Gbps	N/A	N/A	Substitution allowed with wafer?
			Micron	MT51J256M32HF-70:A	A-die	0x1	7 Gbps	N/A	Full	Production ready
			Micron	MT51J256M32HF-80:A	A-die	0x1	8 Gbps	N/A	N/A	Substitution allowed with wafer?
			Hynix	H5GC8H24MJR-R0C	M-die	0x2	7 Gbps	N/A	Full	Post production ready
			Hynix	H5GQ8H24MJR-R4C	M-die	0x2	8 Gbps	N/A	N/A	Substitution allowed with wafer?
			Micron	MT51J256M32HF-70:B	B-die	0x4	7 Gbps	N/A	Full	Post production ready
			Micron	MT51J256M32HF-80:B	B-die	0x4	8 Gbps	N/A	N/A	Substitution allowed with wafer?
			Hynix	H5GC8H24AJR-R0C	A-die	0x5	7 Gbps	N/A	Full	Post production ready
Hynix	H5GC8H24AJR-R2C	A-die	0x5	8 Gbps	N/A	N/A	Substitution allowed with wafer?			

Table 5. N17S-G0/G2 GDDR5 Recommended Memories

Memory Density	Allowed Memory Configuration	FVBDV/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	256Mx32 512Mx16	1.35V	Micron	MT51J256M32HF-80-B	B-die	0x9	8 Gbps	N/A	Full	Production ready
			Hynix	H5GC8H24AJR-R2C	A-die	0xA	8 Gbps	N/A	Full	Production ready

GDDR5 - 260kx32x512Mx16, 1.5V/1.55V 8Gbps / 1.35V 7Gbps	Hynix	900851-372	H5GCGH324JR-R2C	A	19nm
GDDR5 - 260kx32x512Mx16, 1.55V 8Gbps / 1.35V 6.5Gbps	Samsung	900851-971	K4G80325FB-HC25	B	20nm
GDDR5 - 260kx32x512Mx16, 1.5V/1.55V 8Gbps / 1.35V 7Gbps	Micron	900851-472	MT51J256M43HF-80-B	B	17nm

GDDR RAM_CFG															
GPU SKU	GPU	Memory Type	FBVDD/ FBVDDQ	Memory Density	Memory configuration	Vendor	Manufacturer Part Number	Die Revision	Memory Speed	Memory D/C Minimum	Strap	Strap2	Strap1	Strap0	Status
N175-60/02/G1/64		GDDR5	1.35V	8Gb	256Kx64	Micron	MTS11234M42P2-02-B	B-die	8 Gbps	N/A	0x0	0x0	0x0	0x0	Production ready
					512Kx64	Hynix	HS6GH62AJR-R2C	A-die	8 Gbps	N/A	0x0	0x0	0x0	0x0	Production ready
						Samsung	KAG60H-HC25	C-die	8 Gbps	N/A	0x0	0x0	0x0	0x0	Post-Production ready

Table 5.6 SMB ALT\_ADDR, DEVID\_SEL, PCIE\_CFG, VGA\_DEVICE

Strap Pins: Item 1			Functions Selected by This Strapping			
STRAPS	STRAP4	STRAP5	DIR_ALY-ADORE	DEVID_SEL	PCIE_CFG	VGA
L	L	L	0	0	0	0
L	L	H	0	0	0	1
L	H	L	0	0	1	0
L	H	H	0	1	1	0
H	L	L	0	1	0	0
H	L	H	0	1	0	1
H	H	L	0	1	1	0
H	H	H	0	1	1	1
L	L	L	1	0	0	0
L	L	H	1	0	0	1
L	H	L	1	0	1	0
L	H	H	1	0	1	1
H	L	L	1	0	1	0
H	L	H	1	0	1	1
H	H	L	1	0	1	0
H	H	H	1	0	1	1

Table 5.5 SORx\_EXPOSED Strap Enablement for Down Designs

Row Index	Strap Pins			Resulting SORx_EXPOSED Enablements			
	ROM_S0	ROM_S1	ROM_SCLK	SOR0_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
15	L	L	L	ENABLED	ENABLED	ENABLED	ENABLED
14	L	L	H	ENABLED	ENABLED	ENABLED	disabled
13	L	H	L	ENABLED	ENABLED	disabled	ENABLED
12	L	H	H	ENABLED	ENABLED	disabled	disabled
11	H	L	L	ENABLED	disabled	disabled	disabled
10	H	H	L	disabled	disabled	disabled	disabled
9	H	H	H	disabled	disabled	disabled	disabled
8	M	X	X	(Reserved; do not configure)			
7	All other Strap Configurations			(Reserved)			











Table 3-10. GDDR5 GPU-Side FBVDD and FBVDDQ Combined Decoupling

GPU Package Type	Capacitor Type	Footprint	Population	Location
GB2B-44/GB2-44	0.1 uF	X7R	0402	2
GB2B-44/GB2-44	1 uF	X7R	0603	2
GB2B-44/GB2-44	4.7 uF	X6S	0603	2
GB2B-44/GB2-44	10 uF	X5R	0805	1
GB2B-44/GB2-44	22 uF	X5R	0805	1

Place under VRAM VDD and VDDQ ball




Place around VRAM



072.05424.0A0U

Place close to each VRAM

Frame Buffer Partition A-Lower Half




FBVREF Termination

Type	FBVREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low



Normal(MF=0)




072.05424.0A0U

C550



緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taiwan 305, Taiwan, R.O.C.

Rev	Document Number	Rev
A2	C550-ICL	SC
Date: Thursday, March 05, 2020	Sheet 81 of 106	

Place under VRAM VDD and VDDQ ball



Place around VRAM




072.05424.0A0U

Place close to each VRAM




Normal(MF=0)



072.05424.0A0U

SIT EMC request: Bottom



C650

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshui,  
Taipei Hsien 221, Taiwan, R.O.C.

Title GPU (VRAM2 2/2)

Size Document Number C550-ICL Rev SC

Date: Thursday, March 05, 2020 Sheet 82 of 108

BLANK

C550

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title <div>GPU (RSVD)</div>	
Size <div>A4</div>	Document Number <div>C550-ICL</div>
Date <div>Thursday, March 05, 2020</div>	Rev <div>SC</div>
Sheet 83 of 106	

BLANK

C550

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title <div>GPU (RSVD)</div>	
Size <div>A4</div>	Document Number <div>C550-ICL</div>
Date <div>Thursday, March 05, 2020</div>	Rev <div>SC</div>
Sheet 84 of 106	







# ***RT8816B For VGACORE***

VGA : N17S-G0/1  
EDP-Continuous : 28A  
EDP-Peak : 60.4A





Operation Phase Number	PSI Voltage Setting
1phase with DEM	0V to 0.4V
1phase with CCM	0.7V to 0.88V
2phase with DEM	1.08V to 1.35V
2phase with CCM	1.6V to 5.5V







## OFFPAGE\_GAP







# dGPU Power Discharge Circuit



ZZ.00PAD.EJ1



ZZ.00PAD.QN1




ZZ.00PAD.EJ1



ZZ.00PAD.EJ1





ZZ.00PAD.EJ1




ZZ.00PAD.QN1




ZZ.SCREW.1A1 ZZ.SCREW.1A1




ZZ.00PAD.QN1



ZZ.00PAD.6N1




ZZ.00PAD.6N1




34.4EO02.001

434.07K0E.0001




HS2  
STFT236B142R128H43-1-GP




34.4SE26.001

HS3  
STF237R113H62-4-GP




34.4SE26.001

HS4  
STF237R113H62-4-GP




34.4SE26.001

HS5  
STF237R113H62-4-GP




34.4SE26.001

HS6  
STF237R113H62-4-GP




34.4SE26.001

HS7  
STF237R113H62-4-GP




FVT EMC request: change to 0.1u


PWR\_DCBATOUT\_VCCAUX




PWR\_DCBATOUT\_5V




PWR\_DCBATOUT\_3D3V




PWR\_DCBATOUT\_VGACOREB




PWR\_DCBATOUT\_VGACOREA



PWR\_DCBATOUT\_VRAM



19V\_DCBATOUT



SIT EMC request: TOP

C550

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **UNUSED PARTS (RF/EMI CAP)**

Size Custom Document Number **C550-ICL** Rev **SC**

Date: Thursday, March 05, 2020 Sheet 89 of 106

BLANK


C550

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>INT IO (RSVD)</div>		
Size <div>A4</div>	Document Number <div>C550-ICL</div>	Rev <div>SC</div>
Date: Thursday, March 05, 2020		Sheet 90 of 106

BLANK

C550

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title <div>INT IO (RSVD)</div>	
Size <div>A4</div>	Document Number <div>C550-ICL</div>
Date <div>Thursday, March 05, 2020</div>	Rev <div>SC</div>
Sheet 91 of 106	



C550

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
INT IO (FINGERPRINT)			
Size	Document Number		Rev
A4	C550-ICL		SC
Date:	Thursday, March 05, 2020		Sheet 92 of 106



BLANK

C550

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title EXT IO (RSVD)		
Size A4	Document Number C550-ICL	Rev SC
Date: Thursday, March 05, 2020		Sheet 93 of 106

BLANK

C550

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title EXT IO (RSVD)		
Size A4	Document Number C550-ICL	Rev SC
Date: Thursday, March 05, 2020		Sheet 94 of 106

BLANK

C550

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title EXT IO (RSVD)	
Size A4	Document Number C550-ICL
Date Thursday, March 05, 2020	Rev SC
Sheet 95 of 106	

BLANK

C550

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title COMMERCIAL (RSVD)		
Size A4	Document Number C550-ICL	Rev SC
Date: Thursday, March 05, 2020		Sheet 96 of 106

BLANK

C550


<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title COMMERCIAL (RSVD)		
Size A4	Document Number C550-ICL	Rev SC
Date: Thursday, March 05, 2020		Sheet 97 of 106

BLANK

C550

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title COMMERCIAL (RSVD)		
Size A4	Document Number C550-ICL	Rev SC
Date: Thursday, March 05, 2020		Sheet 98 of 106

3 PROC\_TCK  
3 PROC\_TDI  
3 PROC\_TDO  
3 PROC\_TMS  
3 PROC\_TRST#  
3 PCH\_JTAG\_TCK  
17 SYS\_RESET#  
17 PM\_SLP\_S5#  
17 PM\_SLP\_A#  
3 PROC\_PREQ#  
3 PROC\_PRDY#



C550

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <b>DEBUG (XDP/DCI)</b>		
Size A4	Document Number <b>C550-ICL</b>	Rev <b>SC</b>
Date: Thursday, March 05, 2020		Sheet 99 of 106

BLANK

C550

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title <div>TABLE OF CONTENT</div>	
Size <div>A4</div>	Document Number <div>C550-ICL</div>
Date <div>Thursday, March 05, 2020</div>	Rev <div>SC</div>
Sheet 100 of 106	







BLANK


C550

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title CHANGE HISTORY		
Size A4	Document Number C550-ICL	Rev SC
Date: Thursday, March 05, 2020		Sheet 101 of 106

LC55 ICL SEQUENCE & BLOCK DIAGRAM





# LC55 ICL Power Block Diagram



LC55 ICL SMBUS/I2C BLOCK DIAGRAM

KBC SMBus Block Diagram

PCH SMBus Block Diagram



BLANK

C550

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>THERMAL/AUDIO BLOCK DIAGRAM</div>		
Size <div>A4</div>	Document Number <div>C550-ICL</div>	Rev <div>SC</div>
Date: Thursday, March 05, 2020		Sheet 105 of 106

BLANK

C550

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title CLK BLOCK		
Size A4	Document Number C550-ICL	Rev SC
Date: Thursday, March 05, 2020		Sheet 106 of 106